Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Avnet adopts Monterey solution for latest SoC design

Posted: 23 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:avnet? monterey design systems? planning? prototyping? implementation tool suite?

Avnet ASIC Israel Ltd (AAI), an ASIC design center in Israel and a subsidiary of Avnet Inc., has decided to utilize Monterey Design Systems' planning, prototyping, and implementation tool suite for its latest SoC designs.

AAI will develop their Progressive Refinement flow with the Monterey IC Wizard hierarchical design planner, Sonar physical synthesis and prototyper, and Dolphin physical implementation system. IC Wizard allows simultaneous exploration of multiple chip-level design plans, while Sonar provides prototyping, analysis, and validation of those plans. Dolphin, on the other hand, is expected to complete the flow by performing the final physical implementation and GDSII tape out. The Progressive Refinement flow is intended for use on AAI's most advanced nanometer designs.

"We have found Monterey planning and prototyping capabilities to be indispensable for designs that contain both hard and soft IP cores," said Nadav Ben Ezer, managing director of AAI. "With the Monterey Progressive Refinement approach, we are able to very quickly analyze and determine critical aspects such as which process technology to use and the chip-level design plan."





Article Comments - Avnet adopts Monterey solution for l...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top