Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

LSI Logic serdes core supports to 4.25Gbps data rates

Posted: 24 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:lsi logic? gigablaze gflx? serdes core? asic design? rapidchip platform design?

LSI Logic Corp. has released its 4.25Gbps GigaBlaze Gflx serdes core that is suitable for use with ASIC design or RapidChip platform design. Offering lower power consumption with low-cost wirebond packaging capability, the product contains both a serializer and deserializer (serdes) circuit and is available as part of the company's Gflx 0.11?m process technology CoreWare library.

The core supports data rates from 1.0625Gbps to 4.25Gbps and is designed for use as a physical layer for high-speed protocols including Fibre Channel, PCI Express and 10Gb Ethernet standards. Multiple cores can be integrated into a single SoC solution. Combined with PCI Express Link and ARM processor, the product enables a new approach to high-performance, single-chip solutions for increased product differentiation and reduced chip count, power, and cost.





Article Comments - LSI Logic serdes core supports to 4....
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top