Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Tower PDKs simplify design environments

Posted: 27 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:tower semiconductor? tsl018? tsl035? process design kit? pdk?

Tower Semiconductor Ltd. and Cadence Design Systems have announced the availability of the TSL018 and TSL035 foundry-level Process Design Kits (PDKs) that eliminate the need for users to create their own "views" of the Tower technologies in their design environments.

The PDKs include a device and symbol library, technology file, physical verification decks, and design-rule-correct parameterized cells (P-cells) to automate device layout. It is compatible with the Cadence Spectre models provided by Tower Semiconductor and are designed for use in the Cadence RF/analog mixed-signal design solution consisting of AMS Designer, Composer, Analog Design Environment, Spectre/Spectre-RF, Virtuoso Layout Editor and XL, Custom Router and the Assura/Diva physical verification suites.





Article Comments - Tower PDKs simplify design environme...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top