Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Actel space FPGAs break 1M gate barrier

Posted: 30 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:actel? rtax-s? field-programmable gate array? fpga? rtax1000s?

Actel Corp. has unveiled its radiation-tolerant RTAX-S field-programmable gate array (FPGA) offerings. With densities up to 2M equivalent system gates, the single-chip devices offer inherent single-event latchup (SEL) immunity, >37MeV-cm?/mg SEU capability and total ionizing dose (TID) performance in excess of 200Krads. The FPGA family also features embedded RAM with an upset rate of <1E-10 errors/bit-day with error detection and correction (EDAC).

Based on Actel's AX architecture and scalable platform, the RTAX-S line includes embedded FIFO controllers, a fully fracturable SuperCluster, a core tile structure that provides tighter clock skew across the device, and a flexible clock structure with eight global clocks available.

The RTAX1000S and RTAX2000S offer 1M and 2M equivalent system gates, respectively.





Article Comments - Actel space FPGAs break 1M gate barr...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top