Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Cadence simulator reduces costs, time-to-market

Posted: 07 Jul 2003 ?? ?Print Version ?Bookmark and Share

Keywords:cadence design systems? ultrasim fast-spice simulator? simulator? fast-spice technology? solaris?

Cadence Design Systems Inc. has announced that it is expanding into the mixed-signal design arena with the release of its Cadence UltraSim Fast-SPICE simulator, which is based on the Fast-SPICE technology.

The simulator enables design teams to verify circuits in order-of-magnitude or faster than would otherwise be possible. Traditional SPICE simulators and other Fast-SPICE or FastMOS simulators cannot handle very large circuits that result to re-spins to fix problems between circuit blocks within an IC. With the product's capacity, design teams can catch such problems prior to tapeout, saving costly re-spins and reduce time-to-market.

UltraSim is available on Solaris, HP, and Linux platforms.





Article Comments - Cadence simulator reduces costs, tim...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top