Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Vicor chip meets DSP, ASIC requirements

Posted: 16 Jul 2003 ?? ?Print Version ?Bookmark and Share

Keywords:vicor? voltage transformation module? v048k015t80?

Vicor Corp. has introduced its first VI Chip Voltage Transformation Module (VTM) called the V048K015T80. Designed to meet the demands of advanced DSP, FPGA, ASIC, processor cores, and microprocessor applications at the point-of-load (POL), the product provides isolation from I/O at a response time of <1?s, and delivers up to 80A in a volume of <0.635cm? while converting 48V to 1.5V.

Unlike the Intermediate Bus Architecture, which feeds non-isolated POL converters or VRMs at low bus voltages, the company's Factorized Power Architecture leverages voltage to minimize distribution losses while allowing energy to be densely stored for sudden delivery to, or retrieval, from the load.

The product has a 1MHz bandwidth and can provide bi-directional power flow with the load, limiting voltage excursions due to instantaneous load surges or dumps. The open loop output resistance is approximately 1.3 milliohms, and may be used to provide Automatic Voltage Positioning for microprocessor loads.

With its SMD footprint of 2.54cm?, the VTM obsoletes VRM sub-assemblies and connectors, and effectively multiplies capacitance present at its input to its output. The VI Chip BGA package supports in-board mounting with a profile of 4mm over the board, while a J-leaded package will support on-board surface mounting with a 6mm profile over the board.

Measuring 3.2-by-2.16-by-0.61cm, the product is available in JEDEC trays or taped and reeled, and is priced at 31 cents in OEM quantities for the BGA package. Pre-assembled evaluation boards are available for $49.

Article Comments - Vicor chip meets DSP, ASIC requireme...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top