Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Agilent taps startup's Verilog-A compiler

Posted: 28 Jul 2003 ?? ?Print Version ?Bookmark and Share

Keywords:agilent? tiburon-da? verilog-a? compiler? rf design environment?

Adding behavioral modeling to its analog design tool suites, Agilent Technologies announced an agreement to integrate Verilog-A modeling technology from startup Tiburon-DA into Agilent's RF Design Environment (RFDE) and Advanced Design System (ADS).

Verilog-A is an industry standard analog modeling language. The addition of Verilog-A will allow analog and RF designers to develop analog behavioral models that simulate at speeds comparable to C-based models, according to Agilent representatives. It will also allow existing Verilog-A model libraries to be used with Agilent simulation tools.

Tiburon-DA is a startup company that specializes in analog modeling and claims to have developed new Verilog-A compiler technology. The compiler implements the Verilog-A 2.0 standard, and generates compiled code that promises fast simulation speeds.

A recent paper by Tiburon authors describes the company's compiler architecture, which includes a standalone compiler that generates a dynamically linkable library and a run-time environment that is customized to specific simulators. It promises an efficient distribution process, extendable support for existing and new analysis types as well fast execution.

Agilent expects to deliver Tiburon-DA's integrated technology as a new product within six to nine months, and plans to begin testing prototype code with key customers during Q4 of 2003.

- Richard Goering

EE Times

Article Comments - Agilent taps startup's Verilog-A com...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top