Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Memory/Storage
?
?
Memory/Storage??

STMicro memory cell occupies 0.08?m?

Posted: 04 Aug 2003 ?? ?Print Version ?Bookmark and Share

Keywords:nor flash memory cell? sticroelectronics? 90nm technology?

The NOR flash memory cell released by STMicroelectronics is designed for low-voltage and high performance applications, and is built using the company's 90nm technology. Occupying a silicon area of 0.08?m?, the product realizes a 50 percent size reduction from the current 130nm generation.

According to Paolo Cappelletti, Director of Central R&D, "This technology provides two major benefits compared with today's 130nm processes: greatly reduced memory cell size and increased performance of the on-chip peripheral CMOS circuitry that enables data to be read from and written to the memory array."





Article Comments - STMicro memory cell occupies 0.08&mi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top