Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Cadence announces second Asia technology symposium

Posted: 11 Aug 2003 ?? ?Print Version ?Bookmark and Share

Keywords:cadence design? custom ic design? logic design? system-level design? PCB design?

Cadence Design Systems Inc. has announced the second Asia Cadence Technology Symposium (ACTS) for design engineers across the Asia-Pacific region. ACTS 2003 is scheduled to begin on August 26 and conclude on September 5.

The theme of ACTS 2003 is "Design to Volume" - a reference to the Cadence goal of helping customers bring products to market successfully, from initial design concept to products shipping in volume. At ACTS, Cadence will demonstrate how customers can use integrated design platforms to address all the challenges of electronic design. These technologies include the Cadence Encounter TM digital IC design platform, unified verification with the Incisive verification platform, innovative silicon-package-board co-design methodologies, and analog, custom-digital, and mixed-signal solutions.

Topics during this year's ACTS will include custom IC design, logic design, system-level design, PCB design, digital design, system verification, and IC packaging design.

Article Comments - Cadence announces second Asia techno...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top