Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

A summary of PLL and clock system design

Posted: 16 Sep 2003 ?? ?Print Version ?Bookmark and Share

Keywords:PLL? clock system design? clock skew? phase noise? VCO?

An on-chip PLL can eliminate the delay between the external and internal clock caused by on-chip clock driver delay.

View the PDF document for more information.

Article Comments - A summary of PLL and clock system de...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top