Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

Infineon DDR2 memory boots with Intel server chipset

Posted: 19 Sep 2003 ?? ?Print Version ?Bookmark and Share

Keywords:infineon technologies? ddr2 sdram? intel? dual processor server chipset? lindenhurst?

Infineon Technologies has announced that its initial 512Mb DDR2 SDRAM is booting and is under evaluation with Intel's next-generation dual processor server chipset code named 'Lindenhurst'.

The 512Mb DDR2 components are fabricated using the company's 110nm CMOS process technology, which results in low power consumption and small chip size. The DDR2 components operate at per pin data rates of 400Mbps and 533Mbps.

The JEDEC compliant 512Mb DDR2 chips are configured as quad-bank DRAMs, are offered in FBGA packages, and will be available in x4, x8, and x16 organizations. Additional features of the memory include a pre-fetch size of 4 bits, differential strobe and variable data-output impedance adjustment.

Bernd Lienhard, VP of Memory Products, said, "Memory modules based on DDR2-533 will achieve data rates of 4.3GBps, providing systems with truly remarkable performance using a mainstream, industry standard memory architecture."

Article Comments - Infineon DDR2 memory boots with Inte...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top