Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Magma enables Teradiant chip design tape outs

Posted: 28 Oct 2003 ?? ?Print Version ?Bookmark and Share

Keywords:magma design? teradiant networks? chip design? physical design? integrity tools?

Magma Design Automation Inc., a provider of chip design solutions, announced that Teradiant Networks Inc. has taped out two multi-million-gate, 300MHz, 0.13?m hierarchical designs using Magma Blast Fusion, Blast Noise, and Blast Plan.

According to Magma, its integrated approach to hierarchical and physical design and signal and power integrity, enabled Teradiant to design full-duplex, multi-service packet engine, and traffic manager chips for 10Gbps to 40Gbps performance. Meanwhile, Blast Noise addressed signal integrity issues throughout the flow, eliminating time-consuming, and costly iterations.





Article Comments - Magma enables Teradiant chip design ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top