Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

NEC ASICS supported by Cadence platform

Posted: 12 Dec 2003 ?? ?Print Version ?Bookmark and Share

Keywords:nec? instant silicon solution platform? issp? asic? cadence design?

NEC Electronics Corp. has announced that its Instant Silicon Solution Platform (ISSP) family of structured ASICs will be supported by Cadence Design Systems Inc.'s Encounter digital IC design platform.

The Encounter platform is a new-generation IC implementation system used for completing large-scale SoC designs within short, predictable development cycles, from synthesis and silicon virtual prototyping through final chip implementation. ISSP support in Encounter is expected to allow fast, full-chip timing closure with integrated SI-aware routing. According to NEC, when used in the back end of the ISSP design flow, Encounter can reduce design turnaround time by up to 50 percent compared to conventional design flows.





Article Comments - NEC ASICS supported by Cadence platf...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top