Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Magma chip has built-in timing analysis engines

Posted: 31 Dec 2003 ?? ?Print Version ?Bookmark and Share

Keywords:magma design automation? clearspeed technology? cs301? floating-point chip? blast fusion apx?

Magma Design Automation Inc. has announced that ClearSpeed Technology achieved first-pass silicon success on the CS301 floating-point chip using Blast Fusion APX, Blast Noise and Blast Rail.

The 40-million-transistor, 0.13?m CS301 is claimed by Magma as the highest performance floating-point chip in the world, performing 25 billion floating-point operations per second.

The chip provides sign-off quality timing analysis and signal and power integrity design capabilities within a single environment. This eliminates the need for separate sign-off tools and reduces turnaround time.

Blast Rail and Blast Noise were critical in minimizing power and increasing performance of the CS301. Both work concurrently with Blast Fusion throughout the implementation flow. Blast Noise automatically analyzes and adjusts the chip design to avoid crosstalk noise, crosstalk delay and signal electromigration (EM) problems, while Blast Rail provides automated power analysis and planning, voltage-drop analysis, voltage-drop-induced delay analysis and EM analysis on rail wires and vias.

By automatically addressing signal integrity and power problems during physical design, Blast Noise and Blast Rail eliminate the need for post-layout analysis and repair and ensure working silicon.





Article Comments - Magma chip has built-in timing analy...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top