Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Verilog reader/writer boosts OpenAccess reach

Posted: 23 Mar 2004 ?? ?Print Version ?Bookmark and Share

Keywords:eda? verilog? hewlett-packard? cadence design systems?

Plugging a major gap that has made it difficult for chip designers and EDA vendors to embrace the OpenAccess database, Hewlett-Packard, and Cadence Design Systems have donated a Verilog reader/writer to the OpenAccess Coalition. Available for free download, it lets designers exchange netlist information directly with OpenAccess.

When Hewlett-Packard developed an OpenAccess-based design flow for a 90nm chip design last year, that company had to write its own Verilog reader and writer in order to populate the database and interface with tools not available on OpenAccess. But that work has apparently had a positive outcome, leading to the development of a Verilog reader/writer kit available to anyone.

The kit consists of mapping documents, source code, binaries, user documentation, and unit tests. The translators read or write Verilog to, or from, the OpenAccess database according to the mapping documents. Those documents describe the correspondence between Verilog syntax, as defined by the IEEE 1995 and 2001 standards, and OpenAccess database objects and API.

The Verilog reader kit, including source code and executables, is available now at the OpenEDA web site. The Verilog writer mapping document and associated user documentation will be available in May this year.

- Richard Goering

EE Times





Article Comments - Verilog reader/writer boosts OpenAcc...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top