Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys, UMC develop reference design flow

Posted: 06 May 2004 ?? ?Print Version ?Bookmark and Share

Keywords:synopsys? umc? galaxy design platform?

Synopsys Inc. and UMC have collaborated to develop a reference design flow based on Synopsys' Galaxy Design Platform and UMC's 0.13?m process.

To validate the effectiveness of the reference design flow, Synopsys' Advanced Technology Group designed and taped out a test chip tailored to UMC's 0.13?m process to study signal integrity and inductance effects as well as the multi-threshold voltage power optimization design technique.

The companies believe that the successful development of the test chip helps demonstrate the effectiveness of the Galaxy Design Platform in handling the intricate design rules inherent in deep submicron system-on-chip (SoC) design.





Article Comments - Synopsys, UMC develop reference desi...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top