Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TSMC selects Atrenta as Reference Flow 5.0 partner

Posted: 10 Jun 2004 ?? ?Print Version ?Bookmark and Share

Keywords:reference flow 5.0? clock domain analysis? dft analysis? constraints analysis? automated functional analysis?

Taiwan Semiconductor Mfg Co. (TSMC) has adopted Atrenta Inc.'s low power and ERC products as key enabling technologies in the company's latest Reference Flow 5.0. Both products from Atrenta include advanced solutions for clock domain analysis, DFT analysis, constraints analysis and automated functional analysis.

TSMC also developed a chip-to-package integration flow that uses Atrenta's SpyGlass ERC, a product that validates a gate-level netlist for a wide range of electrical rules and reports critical electrical design rule violations. The tool enables chip level integration by ensuring that a high quality netlist is taken into the back-end.

Ed Wan, director of design services marketing at TSMC, said, "Incorporating these products into the power closure and the chip integration flows in Reference Flow 5.0 completes these important tasks, enabling designers to achieve faster time to market for their products."





Article Comments - TSMC selects Atrenta as Reference Fl...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top