Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys tips system-level co-verification

Posted: 24 Jun 2004 ?? ?Print Version ?Bookmark and Share

Keywords:system-level? hardware? software? verification? soc?

Synopsys Inc. and embedded virtual-platform startup Virtio are jointly developing a system-level hardware-software co-verification solution that will allow designers to work from correlated models, the companies said.

"For many of the products our customers design today, one of the biggest challenges is how to combine hardware design and verification with software," said Rindert Schutten, director of marketing for system-level solutions at Synopsys. "Software is becoming a growing part of the SoC [system-on-chip] design process and is taking a greater amount of time to validate."

The companies' collaboration will attack a big roadblock: the lack of correlation between the models hardware designers use to verify designs and the ones software designers use to begin software development. Generally, software designers must wait until hardware is completed before they can develop the bulk of software for an SoC.

The opposite scenario is also becoming a problem, said Shay Ben-Chorin, CEO of Virtio, as more system companies adopt a top-down approach and develop system-level platforms with software and hardware. "The burden of verification has moved to the hardware developers to verify that the upcoming silicon is in sync with what we gave the software developers to enable the software development," Ben-Chorin said.

Virtio made a name for itself in the embedded world by developing a simulatable model of development boards, their processors and associated I/O. The company has more recently moved into developing models of semiconductor platforms for companies such Intel, Motorola and Texas Instruments. The latter is an investor in Virtio. Synopsys has also made an equity investment in the startup.

The integrated Synopsys-Virtio solution will be available for early customers in the third quarter. General release will be in the fourth quarter.

- Mike Santarini

EE Times

Article Comments - Synopsys tips system-level co-verifi...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top