Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > RF/Microwave
?
?
RF/Microwave??

CMOS RF SoC design shoots for 60GHz

Posted: 01 Jul 2004 ?? ?Print Version ?Bookmark and Share

Keywords:rf soc? cmos? wlan? wireless? transceiver?

We will describe a potential design of an RF SoC that is backward-compatible with a 60GHz and 5GHz WLAN (or PAN) system. The SoC can support a smart-antenna array operating at 60GHz with multiple inputs and outputs that operate at 5GHz using orthogonal frequency division multiplexing.

Making millimeter-wave RF transceivers has always been a fine art. Since 1980s, finline and non-radiating dielectric (NRD) guides have become popular for realizing hybrid transceiver modules. The former was first widely applied in the United States, with Europe following suit. NRD guides were invented by Tsukasa Yoneyama, who later designed and developed complete millimeter-wave NRD transceivers for various wireless communication systems in Japan. Both finline and NRD guides are not planar, so genuine mechanical designs are often a necessity. As a result of the advance in compound semiconductors, multifunction RF chips at millimeter wavelengths have included more and more building blocks.

All this millimeter-wave integration of RF transceivers, however, must carefully interface with antennas or filters, since waveguide discontinuity problems are often serious. On the other hand, CMOS RF chips have gained popularity for 802.11a/b/g WLAN devices and soon will dominate not only WLANs but cellular as well. With CMOS technology still tracking Moore's Law, we expect CMOS 60GHz wireless applications in the not-too-distant future.

The CMOS antenna array contains 2x4 radiating elements and measures 4.8mm-by-3.8mm?, which occupies most of the real estate of 5mm-by-5mm? of the 60GHz CMOS transceiver RF SoC. At present, the low-noise amplifier, power amplifier and subharmonic mixer (SHM) cannot be realized for 60GHz designs using 0.25?m CMOS technology. So for now, these components will have to remain external to the chip.

The SHM area is 1.3mm? using a 0.15?m high-electron-mobility-transistor pseudo-HEMT process, which results in approximately a 2dB conversion gain with 5GHz to 6GHz IF output. This SHM employs the synthetic quasi-transverse electric and magnetic (TEM) transmission lines for RF chokes, matching circuits and stubs. The spirals are for output matching to the 5GHz ISM band.

The compact SHM design is believed to be the smallest of its kind to date. The synthetic quasi-TEM line is known as a complementary conducting strip (CCS) transmission line (TL), which combines the microstrip and tuning septa in a periodical fashion, allowing greater flexibility in controlling characteristic impedance and slow-wave factor as limited by the IC process technology. The CCS TL is less sensitive to the compacted design, since it is more response-limited to meandering waves than the conventional thin-film microstrip.

When plotting the measured results of the CCS TL in IBM's 0.25?m 1P5M CMOS technology with extrapolated data from 40GHz to 60GHz, the thin-film microstrip shows more attenuation than the CCS TL, although the CCS TL has a perforated ground plane close to the lossy silicon substrate. When CMOS technology is ready for 60GHz wireless RF circuit designs, the CCS TL will be incorporated to fit the real estate of the RF SoC.

Additionally, the 700?m-long CCS TL translates to an 11.5dB loss per guided wavelength at 5GHz. When normalized to guided wavelength, the TL in general exhibits greater losses because it has greater skin depth at lower frequency.

We developed the so-called active CCS TL, which is periodically loaded by a negative differential resistance circuit called a lambda diode. A similar concept has been applied to the design of cross-coupled differential oscillators at 5.23GHz, where the CCS TL acts as a lossy tank resonator with its losses offset by the negative differential resistance, thus rendering stable oscillation at 5.23GHz - only 40MHz offset from the theoretical prediction. Currently, the active CCS TL is extended to make a CMOS microwave 3dB hybrid that renders precise I/Q outputs for quadrature detection of the RF signals.

Thus, our new approach utilizes the synthetic transmission lines for designing a 60Hz CMOS RF SoC. The measured and theoretical results reveal that the proposed guiding technologies can be applied to the design of millimeter-wave and microwave components on the lossy silicon substrate. The receiver for a 60GHz/5GHz wireless system has an antenna that can be realized using a waveguide-fed slot antenna array for eliminating the unwanted effects from the lossy substrate. The simulated results show the antenna gain to be 5.24dB at 60GHz, while the 3dB beam width is 40 at 25 from the broadside of the antenna.

Another quasi-TEM CCS has been fabricated and measured on both GaAs and silicon substrates. The measured results show the attenuation constant of the CCS transmission line to be lower than the conventional thin-film microstrip line in the millimeter-wave frequency band. The active CCS TL has also been used to realize the LC-free oscillator at 5GHz, demonstrating the feasibility of designing the building blocks of the receiving system such as subharmonic mixer, 90 hybrid and voltage-controlled oscillator in the microwave frequency band.

Based on the work in design description, making the single-chip RF SoC in CMOS technology will become a reality when CMOS devices with gate lengths smaller than 130nm become popular.

- Ching-Kuang Tzuang

GICE, National Taiwan University

- Hsien-Hung Wu, Ta-Sung Lee

Communication Engineering, National Chiao-Tuang University





Article Comments - CMOS RF SoC design shoots for 60GHz
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top