Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Tower stays with Virage for 0.13?m libraries

Posted: 23 Jul 2004 ?? ?Print Version ?Bookmark and Share

Keywords:tower semiconductor? virage logic? 0.13µm cmos? semiconductor? intellectual property?

Israeli foundry chip maker Tower Semiconductor Ltd has signed a licensing agreement for Virage Logic Corp. to provide semiconductor intellectual property for Tower's 0.13?m CMOS manufacturing processes, Tower said Tuesday (July 20, 2004).

The two companies have a long-standing partnership, Tower said, and so parts of the Virage IP have already been proven in silicon on Tower's 0.13?m process.

The Virage IP comprises embedded memories, standard cell logic libraries and I/O libraries, tuned to Tower's TS13SL standard logic process and this is to be followed with support for Tower's 0.13?m TS13LP low power process.

In addition, Tower customers will have access to Virage Logic's rich portfolio of highly differentiated IP including Virage Logic was given early access to Tower's process and significant.

"We selected Virage Logic because of our mutual success in previous technology generations, silicon-proven libraries on our process and their commitment and focus on delivering highly differentiated IP," said Doron Simon, president of Tower USA Inc., in a statement.

- Peter Clarke

Silicon Strategies





Article Comments - Tower stays with Virage for 0.13&mic...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top