T&M??
Testing SoC interconnects using boundary scan
Keywords:boundary scan? soc? interconnect? ate? jtag?
Delay violations occurring in the interconnects of high-speed SoCs can be tested using JTAG boundary scan architecture.
View the PDF document for more information.
View the PDF document for more information.
| Related Articles | Editor's Choice |
Article Comments - Testing SoC interconnects using boun...
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
?
Top Ranked Articles
?
Webinars
Visit Asia Webinars to learn about the latest in technology and get practical design tips.
All rights reserved.