Timing closure: Hybrid optimization to the rescue

Hybrid optimization combines ASIC cell-based design flow with transistor-level optimization to achieve improvement in timing closure.

View the PDF document for more information.