Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys solutions to support IPCore design flow

Posted: 03 Sep 2004 ?? ?Print Version ?Bookmark and Share

Keywords:ipcore technologies? galaxy design? design verification platform? designware ip? internal design flow?

Synopsys Inc. disclosed that China-based IPCore Technologies Corp. has signed a multi-million dollar agreement. IPCore will adopt Synopsys' Galaxy design and Discovery verification platforms, and extensive DesignWare IP portfolio as its primary internal design flow. Synopsys professional services will also expand its delivery capability in China by selectively utilizing IPCore on a subcontracting basis.

The tools adopted from the Galaxy design platform include Physical Compiler, PrimeTime SI, DFT Compiler, TetraMAX, Power Compiler, Jupiter XT, Astro, Star-RCXT and Hercules. The tools adopted from the Discovery verification platform include VCS, Formality, ESP-CV, NanoSim, HSPICE, Cosmos, as well as IP modeling and packaging tools VMC and coreBuilder.

In addition, the two companies worked closely together to develop comprehensive deep sub-micron design flows for silicon processes starting from 130nm and below. The complete RTL-to-GDSII solution will enable IPCore to give its customers a complete, low-risk path to implementation and verification, backed by Synopsys' extensive DesignWare IP portfolio and Synopsys professional services.





Article Comments - Synopsys solutions to support IPCore...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top