Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Altera development kits target FPGAs, CPLDs

Posted: 06 Sep 2004 ?? ?Print Version ?Bookmark and Share

Keywords:altera? development kit? stratix ii? fpga? max ii?

Altera Corp. has introduced development kits for its Stratix II FPGAs and Max II CPLDs.

For Stratix II, the company has created a high-speed interface kit, a DSP kit and a Nios II embedded design kit.

Meanwhile, Altera said its MAX II development kit is targeted at customers building general-purpose, low-density logic applications using their MAX II CPLD family.

According to the company, the MAX II kit provides hardware designers with the tools needed for development of low-cost CPLD designs targeting interface bridging, I/O expansion, device configuration and power-up sequencing applications.

All three Stratix II development kits combine the capabilities of Altera's IP, technical services and development software to allow customers to take advantage of the Stratix II device family's performance and features.

Each Stratix II kit includes a Stratix development board, 16MB of flash memory, a CD containing documentation and reference designs, a power supply, a USB Blaster download cable, and other cables. The kits also ship with Altera's Quartus II design software and a suite of interface IP cores.

The Stratix II High-Speed development kit includes the Stratix II EP2S60F1020 device and DDR2 SDRAM DIMM modules for high-speed memory transfers. The kit also supports high-speed I/O protocols such as system packet interface level 4, phase 2 (SPI-4.2) with dynamic phase alignment (DPA), serdes-framer interface level 4 (SFI-4), 10Gb 16-bit interface (XSBI), HyperTransport, RapidIO, PCI and PCI-X interfaces and LVDS.

The Stratix II DSP kit includes DSP development board, the DSP Builder development tool and MATLAB/Simulink evaluation software. The development board features the Stratix II EP2S60F1020 device along with analog interfaces to enable high-performance wireless, video and audio applications. These analog interfaces include two 125 MSPS ADCs, two 165 MSPS DACs, a video DAC, and a 96kHz stereo audio codec. Additionally, the board contains support for external memory, including 16MB of SDRAM, 1MB SRAM and 32MB of CompactFlash. Finally, the board has a connector for interfacing to Texas Instruments' external memory interface (EMIF) to speed development of FPGA co-processors.

The Nios II Development Kit includes a full license for the Nios II family of processors, the Nios II integrated development environment (IDE) and a full-featured development board. In addition to a Stratix II EP2S30F672 device, the development board also features 16MB of SDRAM and 1MB of SRAM, a 10/100 Ethernet port, two serial ports, a Mictor connector for software trace debug, and two expansion headers.

Meanwhile, the Max II includes an instant-on, reprogrammable MAX II device (EPM1270F256C5), along with a USB MAC and PHY, a SPI temperature gauge, 1Mb of SRAM, a power-up sequencing circuit, power measuring circuitry, LEDs and push buttons. The kit ships with Quartus II Web Edition software, a USB type A-to-B cable and a ByteBlaster II download cable for device programming, and features reference designs and demonstrations that showcase the unique features of the MAX II CPLDs.

Pricing is $1,995 for the high-speed and DSP kits, and $995 for the Nios II development kit. The MAX II development kit is already available for ordering through the company's online store and authorized distributors for $150.

- Mike Santarini

EE Times





Article Comments - Altera development kits target FPGAs...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top