Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Denali joins storage organization, spins core and verification IP

Posted: 14 Sep 2004 ?? ?Print Version ?Bookmark and Share

Keywords:denali software? serial ata international organization? sata-io? sata ii? verification?

Denali Software Inc. announced at an industry trade show in San Francisco last week that it has joined the newly formed Serial ATA International Organization (SATA-IO) and introduced new products supporting SATA II.

The SATA-IO, created by the members of the Serial ATA II Working Group, is the international organization that owns and manages Serial ATA specifications as open industry standards. The nonprofit organization defines and implements Serial ATA storage specifications as the industry's storage needs evolve.

"We have seen strong demand for SATA II solutions from our customer base," said Kevin Silver, Denali vice president of marketing, in a statement. "One of the key strengths of Denali is our ability to deliver a very high quality product that is also platform independent."

"For verification IP products, this means supporting all the commercial EDA tools and verification languages used in our end-customer verification environments," Silver added. "For design IP, it means supporting all the various ASIC and COT flows, front to back."

In addition to joining the group, Denali also introduced two products - Databahn-SATA and PureSpec-SATA - for use in the design and verification of chips incorporating the Serial ATA (SATA) interface standards.

According to the company, the new Databahn-SATA synthesizable IP core leverages Denali's Databahn IP infrastructure for DDR memory, and provides a design core for deploying SATA II interfaces on a chip.

The Databahn-SATA cores, said Denali, are library independent and cover solutions from 0.18- to 0.08-micron technologies. The cores support a variety of ASIC interfaces, including the existing Databahn interface. Deliverables include RTL code and synthesis scripts, full verification testbench, layout and PHY integration guidelines, static timing analysis (STA) scripts, programmable register settings and documentation.

Denali's second new offering, the verification IP solution, PureSpec-SATA, uses technology from Denali's PureSpec product line for presilicon verification of functionality, compliance, and chip-to-chip interoperability for designs using the SATA II standards.

According to the company, PureSpec models all SATA components in the topology, including the host and one or more SATA devices. Composite configurations by port and function are also supported. PureSpec also has data generation engine to help drive denied, psuedorandom bus traffic at all layers.

More information about specific features and configurability options are available at Denali's Web site.

- Mike Santarini

EE Times

Article Comments - Denali joins storage organization, s...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top