Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Reducing jitter via board layout analysis

Posted: 18 Oct 2004 ?? ?Print Version ?Bookmark and Share

Keywords:emc? synchronous clocked system? jitter?

By understanding the source of jitter, one can minimize its impact and make cost vs. performance trade-offs optimize the final product.

View the PDF document for more information.

Article Comments - Reducing jitter via board layout ana...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top