Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Cadence to add assertion library to platform

Posted: 22 Oct 2004 ?? ?Print Version ?Bookmark and Share

Keywords:cadence design systems? assertion-based verification? abv? abv library? unified simulator?

Cadence Design Systems Inc. said it will add new assertion-based verification (ABV) functionality and a new ABV library to its Incisive verification platform's Unified Simulator.

The Unified Simulator combines language, IP, debug and coverage, and includes native assertion support for the Property Specification Language (PSL), SystemVerilog Assertions (SVA) and Open Verification Library, the company said.

Along with including new functionality supporting the Accellera standards to the Unified Simulator, Cadence said it will also add an extended open-source library of assertions.

The Incisive Assertions Library will incorporate 50 complex assertion statements and code for customization, providing the ability to quickly specify assertion. It will be available in both PSL and SVA languages. A sample set of library elements is available for review on the company's website.

The full ABV support and PSL-based Incisive Assertions Library will be available in December.

- Mike Santarini

EE Times





Article Comments - Cadence to add assertion library to ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top