Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

iVivity relies on Verisity verification process solutions

Posted: 21 Oct 2004 ?? ?Print Version ?Bookmark and Share

Keywords:ivivity? idisx chip? verisity? surecov? specman elite?

iVivity, a provider of storage network processors, has completed verification of its iDiSX chip design through the implementation of Verisity Ltd's flagship product Specman Elite and SureCov code coverage technology. Verisity is a supplier of verification process automation (VPA) solutions.

In order to meet tight schedules, iVivity needed to maximize resources with verification reuse. iVivity specifically chose Verisity's e Reuse Methodology (eRM) and e Verification Components (eVCs) to address these issues. "The reusability definitely gives us a time-to-market advantage," said Satheesh Parasumanna, senior verification engineer at iVivity. "The reusable components for multiple interfaces allow us to apply the same test case for generating different simulation patterns," he added.

Parasumanna explained that the methodologies have been used in conjunction with Verisity's Specman Elite to develop a coverage-driven approach that introduces new levels of automation into iVivity's verification process. The iVivity verification team also employed Verisity SureCov code coverage tool to accurately gauge block, expression and state machine coverage.





Article Comments - iVivity relies on Verisity verificat...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top