Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Mentor Graphics delivers analog-mixed simulator to NEC

Posted: 26 Nov 2004 ?? ?Print Version ?Bookmark and Share

Keywords:mentor graphics? nec electronics? analog mixed-signal simulator? advance ms tool? soc?

Mentor Graphics Corp. announced that NEC Electronics has adopted its analog mixed-signal simulator, ADVance MS tool, which has enabled a high degree of efficiency during the verification of their products. The ADVance MS-Mach tool is used in the development of large, high-speed I/O interface circuits for NEC Electronics' analog and mixed-signal system-on-chip (SoC) products.

The Mentor Graphics ADVance MS (ADMS) tool is a single-kernel, language-neutral functional verification environment for digital, analog, mixed-signal and RF circuits. The platform is built upon four simulation technologies: the Eldo tool for analog, ModelSim for digital, Mach for transistor-level, and the Eldo RF for radio frequency simulations. The ADMS tool supports most of the design languages, including VHDL, VHDL-AMS, Verilog, Verilog-AMS, SystemC, SystemVerilog, Spice, and C, for the design and verification of mixed-signal system, and SoC designs.

"Co-verification between digital and analog circuits is necessary when developing high-speed I/O interfaces where performance is very complicated. In particular, the final verification, which includes parasitic extraction and LPE, is essential, not only to assure product quality but also reduce total turn around time. We have also expanded the capacity limit of the simulation using Mach, FastSpice simulator, based on ADVance MS technology for the circuits with LPE," said Kunio Mori, general manager, server systems division, NEC.

Article Comments - Mentor Graphics delivers analog-mixe...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top