Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Configuring Xilinx FPGAs with SPI flash memories using CoolRunner-II CPLDs

Posted: 10 Dec 2004 ?? ?Print Version ?Bookmark and Share

Keywords:xilinx? fpga? spi? flash memories? coolrunner-ii?

This app note describes a method to configure Xilinx FPGAs, such as Spartan-IIETM and Spartan-3TM FPGAs, using inexpensive small Serial Peripheral Interface (SPI) flash memories.

View the PDF document for more information.

Article Comments - Configuring Xilinx FPGAs with SPI fl...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top