Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > RF/Microwave
?
?
RF/Microwave??

Pentek digital receiver tailored for signal intelligence apps

Posted: 07 Jan 2005 ?? ?Print Version ?Bookmark and Share

Keywords:pentek? peripheral component interconnect module? pci module? 7631a? digital receiver?

Pentek Inc. introduced its latest in a series of Peripheral Component Interconnect (PCI) modules.

The 7631A is a 16-channel multiband digital receiver that features two 14bit A/Ds with a Virtex-II FPGA for direct wideband signal processing at sample rates as high as 105MHz. According to the press release, the company's GateFlow tool suite allows implementation of user-defined signal processing functions in the gate array.

Engineered for radar pulse analysis, satellite communications and signal intelligence applications, the 7631A combines signal processing power with design flexibility. It is especially attractive where traditional signal processing VME card cages are being replaced by Intel Pentium desktop computers for host-processing tasks, claims the company. By implementing their signal processing algorithms in the FPGA, users get the benefit of hardware speed with the programmability of a processor, without loading the system host processor.

The 7631A accepts two analog inputs on PCI slot-panel SMA connectors, either from baseband HF sources or IF outputs from communications receivers. Each input is transformer-coupled to and digitized by AD6645 14abit ADCs capable of operating at sample rates of 80MHz or 105MHz. The sample clock is derived from an 80MHz or 100MHz internal crystal oscillator or an external clock supplied through a front-panel SMA connector. A one-in-N decimation mode allows operation at lower frequencies.

A clock/sync bus allows synchronization of local oscillator phase, frequency switching, decimating filter phase and data collection among multiple 7631As. One board acts as a master, driving sample clock, sync and gate signals out to a PCI slot-panel cable bus using LVDS differential signaling. The master can drive as many as seven slaves by itself. By using the company's Model 9190 clock and sync generator to drive the signals, as many as 80 boards can be configured to operate synchronously.

Pricing for the 7631A starts at $6,795 with availability starting at eight to 10 weeks ARO. ReadyFlow board support packages are available to help speed development tasks, and both Linux and Windows drivers are available to allow high-level programming on workstations. Driver source code is included with Linux, allowing users to modify software functionality.




Article Comments - Pentek digital receiver tailored for...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top