Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys verification tools to face tough IP design challenges

Posted: 07 Feb 2005 ?? ?Print Version ?Bookmark and Share

Keywords:chipidea? galaxy? discovery? verification platforms? ip design?

Chipidea has licensed key tools included in Synopsys Inc.'s Galaxy design and Discovery verification platforms to address tough IP design challenges.

According to Chipidea, it selected Synopsys Galaxy design platform because it permits a range of design functions including RTL synthesis, physical implementation, test automation, signal integrity closure, parasitic extraction and physical verification.

Aside from the Synopsys' Discovery verification platform, Chipidea will also have access to the VCS tool for RTL verification, and HSPICE and NanoSim tools for mixed-signal design and verification.

"Chipidea's use of our implementation and verification technology as their primary design flow demonstrates the high value of Synopsys' solutions in solving complicated design challenges," said Bijan Kiani, VP of marketing for Synopsys' implementation group.





Article Comments - Synopsys verification tools to face ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top