Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Latency analysis of major chip-to-chip interconnects

Posted: 16 Feb 2005 ?? ?Print Version ?Bookmark and Share

Keywords:chip-to-chip? interconnect? latency? rapidio? hypertransport?

Compare and contrast the latency experienced by transactions carried over several of the leading chip-to-chip interconnect standards.

View the PDF document for more information.



Article Comments - Latency analysis of major chip-to-ch...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top