Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Cadence teams up with austriamicrosystems on analog designs

Posted: 10 Mar 2005 ?? ?Print Version ?Bookmark and Share

Keywords:austriamicrosystems? analog designs? hit-kit? cmos? rf device?

Cadence Design Systems Inc. has signed a strategic alliance with austriamicrosystems targeting analog IC design. The collaboration allows austriamicrosystems to deliver comprehensive HIT-Kits (austriamicrosystems process design kits, or PDKs) and reference flows based on the Cadence virtuoso custom design platform. By optimizing the path from design through physical implementation, this collaboration enables analog IC designers to speed silicon to market.

In combination with the Cadence Virtuoso platform, the HIT-Kit supports designers in creating their first-time-right analog designs, even for complex systems. The current release, HIT-Kit v3.60, is available for the Cadence Virtuoso platform and includes high performance 0.35?m CMOS, SiGe-CMOS and high-voltage CMOS process technologies. Besides the simulation models, the HIT-Kit ships with fully silicon qualified standard cells, I/O cells, general purpose analog cells, custom analog and RF devices, verification rule sets and tools to support design-for-manufacturing (DFM).

"Working with Cadence offers significant benefits to our common customers, as they get access to comprehensive information from both companies, such as design software and process data," said Peter Gasteiner, SVP, general manager of austriamicrosystems' business unit full service foundry. "In addition, we are working on establishing a seamless analog reference flow that utilizes our analog process design kit - the HIT-Kit - with the Cadence Virtuoso platform," Gasteiner.

Article Comments - Cadence teams up with austriamicrosy...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top