Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Lower costs through design tool performance

Posted: 16 Mar 2005 ?? ?Print Version ?Bookmark and Share

Keywords:logic design tool? asic? fpga? code checking? floorplan?

The ISE software has capabilities that reduce design and verification times, attaining design closure faster

View the PDF document for more information.

Article Comments - Lower costs through design tool perf...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top