Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Clock generators offer high versatility

Posted: 02 May 2005 ?? ?Print Version ?Bookmark and Share

Keywords:integrated device technology? idt? programmable clock generator? eeprom? phase-locked loop architecture?

Integrated Device Technology Inc. (IDT) announced a new family of programmable clock generators that leverage the EEPROM-based programmable platform from previous generations of IDT programmable clocks along with an enhanced, multi phase-locked loop (PLL) architecture to provide customers with an uncompromised combination of versatility and performance.

According to Sean Fan, director of marketing for the communications timing solutions at IDT, since they introduced their clock family, they have received positive feedback from designers, test engineers and supply-chain managers who want to benefit from the performance, flexibility and features of their new solutions.

"Specifically, our focus on in-system configuration and test has provided compelling functionality that sets us apart from our competitors in this space, adding to that an even more advanced PLL architecture and new features, such as programmable spread-spectrum generation," said Fan. "With these products, we have effectively enhanced our ability to solve the critical problems our customers face."

The three-PLL architecture includes ultra-high resolution prescalers, multipliers and output dividers with VCO ranges up to 1GHz to enable nearly any combination of clock scaling ratios from a single input frequency. Two of the internal PLLs include selectable spread-spectrum modulators with fully programmable characteristics, such as spread frequency and ratio. This feature is especially useful to minimize the EMI induced by clock signals and enables system designs to meet stringent regulatory requirements. In addition, each PLL supports programmable loop filter settings to optimize jitter performance in customer applications.

An I?C compatible interface is available (as an alternative to JTAG) to program the internal EEPROM, which allows users to save and restore device configurations at any stage of procurement, manufacturing or deployment. Advanced I/O capabilities support universal input logic and LVTTL, LVPECL and LVDS output types. Additionally, these devices offer dual reference inputs with glitchless switchover and support both crystal and driven reference sources.

Availability

Sample quantities of the 5V9885PFGI and 5V9885NLGI programmable clock generators are already available, with production quantities scheduled for this month (May 2005). Pricing for these devices starts at $2.95 each in 10,000-unit quantities. Programming kits, software and development tools are also available.




Article Comments - Clock generators offer high versatil...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top