Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Programmable clock generators offer versatility, high-performance

Posted: 12 May 2005 ?? ?Print Version ?Bookmark and Share

Keywords:integrated device technology? idt? programmable clock generator?

Integrated Device Technology Inc. (IDT) announced a new family of programmable clock generators that promises to address the evolving needs of next-generation clock networks.

According to the company, these new devices leverage the EEPROM-based programmable platform from previous generations of IDT programmable clocks along with an enhanced, multi phase-locked loop (PLL) architecture to provide customers with an uncompromised combination of versatility and performance.

"Our focus on in-system configuration and test has provided compelling functionality that sets us apart from our competitors in this space," said Sean Fan, director of marketing for IDT's communications timing solutions. "Adding to that an even more advanced PLL architecture and new features, such as programmable spread spectrum generation, we have effectively enhanced our ability to solve the critical problems our customers face."

The three-PLL architecture includes ultra-high resolution prescalers, multipliers and output dividers with VCO ranges up to 1GHz to enable nearly any combination of clock scaling ratios from a single input frequency. Two of the internal PLLs include selectable spread-spectrum modulators with fully programmable characteristics such as spread frequency and ratio. This feature is especially useful to minimize the EMI induced by clock signals and enables system designs to meet stringent regulatory requirements. In addition, each PLL also supports programmable loop filter settings to optimize jitter performance in customer applications.

An I?C compatible interface is available (as an alternative to JTAG) to program the internal EEPROM, which allows users to save and restore device configurations at any stage of procurement, manufacturing or deployment. Advanced I/O capabilities support universal input logic and LVTTL, LVPECL and LVDS output types. In addition, the devices offer dual reference inputs with glitchless switchover and support both crystal and driven reference sources.

IDT added that the inclusion of an IEEE 1149.1a compliant JTAG interface for both programming and boundary scan is representative of its commitment to providing timing devices that address the needs of both designers and manufacturers.

Pricing for the new programmable clock generators starts at $2.95 each in 10,000-unit quantities. These devices are available for sampling, with production quantities scheduled this month (May 2005). Programming kits, software and development tools are also available.

Article Comments - Programmable clock generators offer ...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top