Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Design and verification with Cadence's Virtuoso AMS Designer

Posted: 01 Jun 2005 ?? ?Print Version ?Bookmark and Share

Keywords:cadence design systems? virtuoso ams designer? ams-ultra? simulation mode? fastspice?

This article explains the different 'use model' requirements for the simulator to accommodate its users, the mixed-signal system architect, the model developer, the analog and digital design engineers and the verification engineer

View the PDF document for more information.

Article Comments - Design and verification with Cadence...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top