Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Startup integrates equivalence checker with Mentor's Catapult

Posted: 06 Jun 2005 ?? ?Print Version ?Bookmark and Share

Keywords:calypto? system-level? slec synthesis tool?

Calypto Design Systems Inc. said that it would work with Mentor Graphics Corp. to facilitate integration between Calypto's system-level equivalence checker (SLEC) and Mentor's Catapult C synthesis tool.

The collaboration with Mentor, Calypto said, would provide chip designers with a joint, verifiable, automated flow from an algorithmic chip description to an RTL description. The companies plan to demonstrate this flow at the Design Automation Conference in Anaheim, Calif., June 13-17.

Calypto said it has joined Mentor's OpenDoor partnership program to support the collaboration between the two companies.

According to Calypto, the integration enables Catapult C users to automatically generate RTL from a pure ANSI C/C++ description and create SystemC "wrappers" containing verification directives and an interface mapping directly into the SLEC environment. This allows users to quickly verify functional equivalence between the pure ANSI C/C++ and RTL descriptions and quickly verify additional design optimizations before handing off to final integrated circuit implementation, the company said.

In a statement issued Thursday by Calypto, Michael Sanie, vice president of marketing and business development, said that today's design teams, moving toward higher levels of abstraction, require a fast, effective way to ensure that their RTL matches system-level description. "The integration of Catapult C with Calypto's SLEC will give them a path to safely and quickly navigate the system-to-RTL continuum," Sanie said.

Calypto introduced the SLEC family of products in April. The company claims the SLEC family is the semiconductor industry's only sequential logic equivalence checking solution and the first commercially available platform that proves functional equivalence between two IC designs with different levels of abstraction and sequential behavior.

- Dylan McGrath

EE Times





Article Comments - Startup integrates equivalence check...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top