Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Mixed-signal simulation in design, verification

Posted: 01 Jul 2005 ?? ?Print Version ?Bookmark and Share

Keywords:verification? virtuoso? mixed signal? spice? systemc?

Find out how the Virtuoso AMS Designer solution simulates mixed-signal chips throughout design and verification

View the PDF document for more information.

Article Comments - Mixed-signal simulation in design, v...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top