Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Tips for compiling software to gates

Posted: 01 Jul 2005 ?? ?Print Version ?Bookmark and Share

Keywords:vhdl? verilog? communicating sequential process? asic? simd?

VHDL and Verilog are past their prime and will soon be replaced by other C-like design languages

View the PDF document for more information.



Article Comments - Tips for compiling software to gates
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top