Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Understanding the effects of clock tolerances on 50/60Hz noise rejection in high-performance Sigma Delta ADCs

Posted: 06 Jun 2005 ?? ?Print Version ?Bookmark and Share

Keywords:sigma-delta adc?

This app note article explores the effect of clock tolerance on the performance of the lowpass decimation and digital filter inherent in sigma-delta ADCs, and especially the filter notch frequencies

View the PDF document for more information.

Article Comments - Understanding the effects of clock t...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top