Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Global UniChip improves silicon quality with Cadence tech

Posted: 02 Aug 2005 ?? ?Print Version ?Bookmark and Share

Keywords:encounter digital ic design? cadence encounter rtl compiler global synthesis?

Cadence Design Systems Inc. disclosed that Taiwan-based Global UniChip Corp. has adopted Cadence Encounter RTL compiler global synthesis, part of the Encounter digital IC design platform, to improve the quality of silicon (QoS) of its hardened IP.

Global UniChip provides design solutions from silicon-proven intellectual property (IPs) to complex system-on-chip designs in both mature and leading-edge technologies. As an ARM Approved Design Center partner, Global UniChip offers total design, consultancy and foundry capabilities to OEMs and silicon vendors of ARM core-based systems. Using Encounter RTL Compiler to synthesize the ARM926EJ-S from RTL resulted in an eight-percent reduction in die size after place and route.

"We have successfully completed more than 10 tapeouts at 130nm using the Encounter platform, and are currently using it for 90nm tapeouts," said Jim Lai, COO, president at Global UniChip. "Based on our successes with Encounter RTL Compiler on customer designs, we are also using it to harden an ARM9 core, and we were pleased that the netlist the tool produced resulted in a smaller die area. This will make our offering even more competitive," Lai added.

Encounter RTL Compiler global synthesis has proven through tapeouts to deliver improved performance, smaller die sizes, lower power consumption, and faster design closure through place and route. Cadence defines this metric as quality of silicon (QoS). This ability to produce smaller, faster and cooler chips in less time has increased customer competitiveness and reduced overall costs.

"We are excited that Encounter RTL Compiler played a significant role in enabling Global UniChip to improve their quality of silicon in a very competitive market," said Dr. Chi-Ping Hsu, corporate vice president at Cadence. "The new innovations brought by Encounter RTL Compiler has started a logic synthesis retooling trend worldwide to design smaller, faster, and cooler chips in less time."

Encounter RTL Compiler has been used in production by more than 100 customers worldwide for competitive markets in consumer, communications, computer, networking, graphics, and SoC designs.

Article Comments - Global UniChip improves silicon qual...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top