Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Processors/DSPs
?
?
Processors/DSPs??

Cavium MPU integrates up to sixteen MIPS64-based cores

Posted: 26 Aug 2005 ?? ?Print Version ?Bookmark and Share

Keywords:cavium networks? octeon exp? microprocessor? mips64?

Cavium Networks' new Octeon EXP microprocessor embeds up to 16 MIPS64-based cores in a single chip to reduce cost and increase performance and functionality for converged control and data-plane applications. The processors scale from multi-100Mbps rates to multi-Gigabit rates. Target applications for the Octeon EXP include routers, intelligent switches, multi-service access equipment, storage servers, multi-protocol storage switches and other wireless infrastructure equipment.

The processor family offers a complete software- and footprint-compatible architecture that provides from four to 16 MIPS64-based cores on a single chip with an array of integrated networking interfaces, memory controllers and co-processors to enable 2Gbps to 10Gbps of application performance at under 10W to 30W, according to Cavium.

Traditionally, control plane and dataplane processing architectures have been fragmented across performance ranges requiring disparate software architectures and multiple software development efforts, according to Cavian. In low-end routers, for example, control and dataplane functions are implemented in a single CPU, called a communication processor. In mid-range to high-end modular routers, multiservice access equipment and wireless base station equipment, the control and dataplane processing is done in multiple chips consisting of a general-purpose processor, micro-code-based network processor and/or fixed function ASICs.

The Octeon EXP provides 19.2 billion instructions of general-purpose processing available across 16, dual-issue, memory coherent, MIPS64 Release 2 based cores. Each 600MHz MIPS64 core in OCTEON is built from the ground up with additional instructions for packet acceleration and a 32K I-cache, 8K D-cache, 32 entry TLB and 2KB write-back buffer.

For high-performance network throughput, Octeon EXP integrates dedicated packet processors for layer 2 to layer 4 parsing, error checking, tagging and memory allocation. Additionally, the processor has three high-performance, on-chip memory controllers.

The first memory interface supports 144bit wide, ECC-protected DDR II DRAM up to 800Mbps data rate, with capacity of up to 16GB and bandwidth greater than 100Gbps. Two additional memory interfaces support 18bit wide low-latency RLDRAM2/FCRAM2, with low latency access and capacity of up to 1GB. This same memory interface can be used to connect a TCAM(s) for offloading lookups to an external hardware device. For higher layer dataplane processing, the processor has dedicated hardware for TCP acceleration and flow management to scale performance across multiple cores.

To reduce BoM cost, Octeon has integrated multiple standard external networking interfaces with 4GbE to 8GbE ports (RGMII) or dual SPI-4.2 interfaces along with a host/slave PCI-X 64bit 133MHz interface that can be used as both a data and control interface. The processor also offers auxiliary interfaces such as GPIO, Flash, MDIO, dual UARTs and two-wire serial interfaces.

Standard software programming model includes C/C++, MIPS64 and MIPS32 compatibility, Linux operating system (OS) support, GNU tool-chain and development environment along with support for third-party commercial OSes and tools for porting proprietary OS.

There are five different parts available in the OCTEON EXP family. The CN38xx family offers 4, 8, 12 or 16 MIPS 64-based cores in a footprint-compatible package. Production pricing for the OCTEON EXP 38xx family ranges from $350 for a four-core chip to $650 for the 16-core device in 10,000 unit quantities. The family of processors is sampling today along with the development kit including simulator, tool-chain and reference applications.

- Marty Gold

eeProductCenter




Article Comments - Cavium MPU integrates up to sixteen ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top