Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Chartered tackles SoC designs at 2005 tech forums

Posted: 06 Sep 2005 ?? ?Print Version ?Bookmark and Share

Keywords:90nm? 65nm? semiconductor? 0.13µm designs?

Chartered Semiconductor Mfg announced details of its annual technology forum series entitled "Ready for the Smart Choice," on September 7 in Hsinchu, Taiwan, and September 22 in San Jose, California. The technical events will address the transition occurring in the semiconductor industry and the changing foundry model; present complete and innovative platform solutions for optimizing SoC designs at cutting-edge and mainstream technology nodes; and discuss manufacturing strategies for enabling fast yield ramp and customers' sourcing flexibility.

The Technology Forums will include presentations on Chartered's technology roadmap to 45nm; common platform solutions for 90nm and 65nm; optimizing 0.13?m designs; innovative high-voltage and embedded non-volatile memory product solutions; and manufacturing capabilities.

Dr. Satish Gupta, general manager of IBM Engineering & Technology Services (E&TS) division, and Rob Thomas, director of IBM E&TS for the Asia-Pacific region, will be the keynote speakers, respectively, for the U.S. and Taiwan events. They will share their experiences with helping customers target their single designs for multi-sourcing opportunities on the 90nm and 65nm common platform.

At the technology forum in San Jose, Chartered and IBM will detail the scope of compatibility for the common platform. Additionally, there will be an executive panel on "Managing Variability - Designing in Unpredictability" to examine the critical issues of and approaches to managing variability in multiple areas, ranging from design through volume manufacturing. Ron Wilson, semiconductor editor of EE Times, will moderate the panel. Panelists include Dr. John Kibarian, president and CEO of PDF Solutions; Tom Reeves, vice president of semiconductor products for IBM Systems & Technology Group; Dr. Walden C. Rhines, CEO and chairman of the board of directors of Mentor Graphics; Dr. James Ryan, vice president of technology at Albany NanoTech; and Dr. Craig Sander, corporate vice president of technology development for the Microprocessor Solutions Sector at AMD.

The forums will also feature a partner pavilion for showcasing Chartered's strategic value-chain partners. The partners exhibiting at one or both locations include: Amkor Technology Inc.; Analog Bits Inc.; Advanced Semiconductor Engineering Inc. (ASE); ARM Ltd; Cadence Design Systems, Inc.; ChipIdea Microelectronics S.A.; Dai Nippon Printing Co. Ltd; EE Solutions Inc.; eMemory Technology Inc.; FSA; Hoya; Legend Design Technology Inc.; Magma Design Automation Inc.; Mentor Graphics; Qthink; QualCore Logic Inc.; Aragio Solutions (formerly Solid Silicon Technology); STATS ChipPAC Ltd; Synopsys Inc.; Taiwan Mask Corp.; Toppan; True Circuits, Inc.; UTAC America Inc.; and Virage Logic Corp.

Article Comments - Chartered tackles SoC designs at 200...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top