Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

New AUP CMOS logic from Philips consumes ultra-low power

Posted: 21 Sep 2005 ?? ?Print Version ?Bookmark and Share

Keywords:royal philips electronics? advanced ultra-low power? aup? cmos logic? aup?

AUP CMOS logic consumes ultra-low power

Royal Philips Electronics introduced its family of Advanced Ultra-low Power (AUP) CMOS logic, featuring ultra-low power consumption. The AUP logic family offers more than 55 new products available in two package optionsPicoGate and MicroPak. According to the press release, the AUP family offers the lowest power consumption available in a logic device, offering a 30 percent advantage over other families. This allows for extended battery life in portable devices such as cellphones, PDAs, digital still cameras and video players.

"Forecasts show that the consumer electronics market will generate annual revenue in excess of $38 billion by 2009, and the AUP market alone is expected to have a 27 percent compound annual growth rate from 2005 to 2009," said Bruce Potvin, director of marketing, Logic Products Group at Philips. "Given these growth rates, it's easy to see why Philips is dedicated to bringing new advanced logic solutions to our customers so they can have the parts they need to easily develop compelling new products for the consumer electronics market."

The AUP logic family comprises single, dual and triple gate functions housed in a 5-, 6- and 8-pin packaging, allowing engineers to select the exact functions they require. Additionally, translation functions enable designers to easily interface between different voltage systems The AUP family also uses the newest MicroPak technology from Philips, which allows for migration from 0.50mm lead spacing to 0.35mm lead spacing, with the full release expected to take place by Q1 2006. Furthermore, the AUP family provides higher Electrostatic Discharge (ESD) protection, making the logic devices less vulnerable to static electricity. Typical specifications for the AUP logic family are: operating voltage range between 0.8V and 3.6V, propagation delays of 2.5n at 2.5V and a Cpd = 4 pF or less.

The new AUP family of logic is already available in production quantities.

Article Comments - New AUP CMOS logic from Philips cons...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top