Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Modeling, design environment topples SystemC simulator limits

Posted: 27 Sep 2005 ?? ?Print Version ?Bookmark and Share

Keywords:visualsim systemc modeler? mirabilis design? systemc? visualsim? simulation engine?

VisualSim SystemC Modeler from Mirabilis Design Inc. couples the OSCI-compliant SystemC v2.1 simulator to the core of the company's VisualSim simulation engine. The result is a simulator that extends SystemC's capability to the macroarchitecture level while tripling the construction speed of transaction-level models and adding prebuilt traffic, analysis, and resource sharing functions.

Specific improvements are said to supercede the forthcoming OSCI System 3.0 specification by including graphical UML entry and XML-based connectivity management, graphical state machine definitions, application-specific traffic operators, and more.

VisualSim SystemC Modeler also extends SystemC's FIFO register and basic programming constructs with prebuilt parameterized building blocks like traffic generators, schedulers, architecture resources, and data path and control flow structures.

VisualSim comes in two configurations. VisualSim Architect is a desktop application for building and testing models; VisualSim Explorer is server software for viewing and executing simulations with a web browser.

With prices starting at $1,700, VisualSim SystemC Modeler is available for Windows, Linux and UNIX platforms, and requires VisualSim Architect. OSCI SystemC v2.1 in included at no charge.

- Gil Bassak

eeProductCenter





Article Comments - Modeling, design environment topples...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top