Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Manufacturing/Packaging

Matsushita skips 90nm, shipping 65nm

Posted: 02 Nov 2005 ?? ?Print Version ?Bookmark and Share

Keywords:matsushita? fab? 300mm? 65nm? 130nm?

Matsushita Electric Industrial Co. Ltd will make a strategic move from 130nm manufacturing to the 65nm generation this month as it begins to ship 65nm chips in volume. In doing so, the company has bypassed the 90nm generation.

"Matsushita will design all major system-on-chip LSIs on a 65nm process from now on," said Susumu Koike, Matsushita's senior managing director in charge of technology and president of Matsushita's semiconductor company.

Consumer IC manufacturers like Sony and Toshiba have announced development of 65nm process technology, but have not begun volume production.

Matsushita completed its 300mm wafer fab in Uozu City, Japan this month, two months earlier than planned. "I believe we have entered the 65nm generation earlier than any other company for the volume production of soc LSIs, especially in low-power-consumption processes," said Koike.

In assessing the 90nm node, Matsushita decided that "the market outlook was not a lucrative one," said Koike. "If the market is tough, we have to be agile in revising our plans. Our engineers had a hard time making the transition, but that's their job and they did it well. We had completed the development of 90nm process technology, thus we could jump [more easily] to 65nm."

Matsushita developed its 65nm process technology with Renesas Technology Corp. The process uses argon fluoride (ArF) dry lithography combined with Matsushita's proprietary resolution-enhancement technology. The RET technology combines a conventional halftone mask with a special resist that enhances the contrast.

While standard halftone masks can cut up to 100nm-diameter holes, Matsushita's resolution-enhancement technology enables the cutting of 80nm-diameter contact holes and is capable of cutting 65nm holes. The technology is also applicable to ArF immersion lithography, according to Hirofumi Uchida, director of the ULSI process technology development center at Matsushita's semiconductor company. Matsushita already has 21 patents that involve the technology.

Matsushita's 65nm process uses nickel silicide to accelerate transistor speed, a low-k SiOC film and dual-damascene copper wiring.

DVD chip is first

The first 65nm LSI device to ship will be a seven-copper-layer CMOS SoC for DVD products. Its transistor gate length is 55nm and the first layer of copper interconnect has a 180nm pitch, with a 200nm pitch for the second layer. These numbers are smaller than the ones on the International Technology Roadmap for Semiconductors 2004, which said the first layer should be 190nm and the second layer, 240nm.

The first chip to be produced will be packaged in a 677-pin BGA. A second chip will be shipped early next year. In addition to using the devices in-house, Matsushita plans to sell them commercially.

Although the two devices were not designed on the UniPhier platform, which Matsushita created to integrate hardware and software resources to improve design efficiency, the 65nm process and the UniPhier platform work in tandem in Matsushita's semiconductor strategy. "Scaling down means better cost performance, higher [device] performance and higher reliability," said Koike.

Matsushita has reduced the chips needed for a system with each process node, from 17 using a 250nm process in 2000 to one using the 65nm process by 2006.

Matsushita has invested about $1.1 billion in its Uozo fab to establish an initial monthly capacity of 6,500 wafers. The company expects the fab to reach full operation in 2007 or 2008.

The fab has room to add another 5,500 wafers a month, to increase capacity to 12,000 wafers/month. "We want to expand the capacity to the maximum around 2009, depending on the market situation. At that time, we may use the 65nm process or a more-advanced-generation process," said Koike.

- Yoshiko Hara

EE Times

Article Comments - Matsushita skips 90nm, shipping 65nm
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top