Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Anticipating nanometer design issues

Posted: 16 Nov 2005 ?? ?Print Version ?Bookmark and Share

Keywords:cadence? chartered semiconductor? nanometer ic? design for manufacturing? dfm?

Manage a growing array of issues arising from the use of nanometer process technology and subwavelength lithography.

View the PDF document for more information.



Article Comments - Anticipating nanometer design issues
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top