Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

New design kit for austriamicro's 0.35?m process

Posted: 05 Dec 2005 ?? ?Print Version ?Bookmark and Share

Keywords:austriamicrosystems? high performance technology design kit? HIT-Kit? 0.35um? Mentor Graphics?

austriamicrosystems' Full Service Foundry business unit announced the availability of the new analog/mixed-signal high performance technology design kit (HIT-Kit) for its advanced 0.35?m technologies. The new design environment based on the latest version of Mentor Graphics' IC Flow 2005.1 includes the high performance 0.35?m process technologies C35 (mixed-signal CMOS), S35 (SiGe-BiCMOS) and H35 (High-Voltage CMOS).

The Mentor HIT-Kit supports Mentor's new ICstudio environment for developing and managing complex analog mixed-signal IC designs. A set of accurate circuit simulation models for high-voltage devices that account for parasitic effects and Safe Operating Area checks, layout generators for high-voltage devices, and special layout verification utilities like leakage check, complete the design kit.

The press release further states that the HIT-Kit v3.70 contains a complete set of fully silicon-qualified standard cells, periphery cells and general purpose analog cells to rapidly get designs off the ground. Custom analog and RF devices, physical verification rule sets for Calibre DRC/LVS and device models for Calibre xRC, as well as excellent characterized circuit simulation models enable rapid design starts of complex high performance mixed-signal ICs, added Mentor Graphics.

All I/O structures within the design kit are silicon-validated, and meet the military ESD and JEDEC latch-up standards.




Article Comments - New design kit for austriamicro's 0....
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top